This document explains the various characteristics of the Altera Cyclone IV memory blocks (known as "M9K").
However, there is no mention as to how these modules should be instantiated in Verilog. Where can I find the M9K memory block Verilog module documentation? Does Altera provide example code?