2

How does the cortex m0+ processor use the ahb-lite interface to fetch instruction and data? Are instruction fetches done always using NONSEQ? How does it fetch data from memory(using burst or NONSEQ transfers) ?

1 Answers1

1

From the ARM M0+ manual, revision r0p1:

AHB-Lite interface
Transactions on the AHB-Lite interface are always marked as non-sequential.

Oldfart
  • 14,212
  • 2
  • 15
  • 41