1

I have 10 numbers saved in RAM. I sorted it using Verilog code and saved output in another RAM. I did simulation and it was doing correct sorting. I synthesized it and generate bit file. Now i want to see whether it performing logically fine after FPGA Implementation or not.But i am confused how will i get output sorted data after FPGA implementation.

Please suggest me how will I get output data after FPGA implementation so that i can check it manually and sure that my CODE is right with FPGA too. Thanks

SW.
  • 348
  • 1
  • 11
  • 24

1 Answers1

3

There are several possibilities:

  • You can use ChipScope. That's an on-chip logic anaslyzer, which is synthesized into your design.

  • You can implement (or use) a FPGA to PC communication like UART to write numbers and read results.

  • You can implement a testcase in hardware (like your testbench) that enlights a LED if the testcase is passed.

  • ...

Paebbels
  • 3,897
  • 2
  • 18
  • 43