What's the difference between >> and >>> in Verilog/SystemVerilog?
I know that == tests for only 1 and 0 while === tests for 1,0,X,Z. So how is that similar to the shift operator?
Asked
Active
Viewed 77 times
0
daut
- 151
- 1
- 1
- 8